An Efficient Non-blocking Multithreaded Embedded System

Most embedded systems are designed to perform one or fewer specific functions. It is important that the hardware and the software must closely interact to achieve maximum efficiency in all of these realms and overcome the drawbacks found in each aspect. This research focuses on designing a totally new Instruction Set Architecture (ISA) as well as hardware that can closely tie together with the new emerging trend such as multithreaded multicore embedded systems. This new ISA can efficiently execute simple programs in a much efficient way as well as have a better cache performance with less cache misses due to the way the program is split into non-blocking multithreading paradigm. This particular research is aimed to compare the performance of this new nonblocking multithreaded architecture with the ARM architecture that is commonly used in an embedded environment. It has a speedup of 1.7 in general compared to the MIPS like ARM architecture.